

Figure 1  
100

Copyright © 2004 by Intel Corporation

Figure 2

170

## Scan Logic

Test Enable Circuitry

Boundary-Scan Register

I/O Loop Back  
Pattern Generator

Capture and Check Logic

Boundary-Scan Register

I/O Loop Back Compare  
Circuitry




Figure 3

